Creative thinking and problem-solving are my expertise! Design Verification Internship Program

This constantly evolving filed of the semiconductor industry comes with a lot of challenges that can help engineers improve their skills and enlarge their knowledge.

Belgrade, July 7th, 2022

 

Sofija Mitrović, a Junior Design Verification Engineer, shares with us her story of a successful career start, as well as industry and work opportunities in the field of digital design verification.

 

Continue reading our article and find out how you can join the semiconductor industry and chase your dream career of world-class expert in the field of design verification, right now and right here in Serbia.

 

Design Verification is a field that focuses on verifying and testing if the design output is in correlation and matches the design input.

 

“At the IP level, the functionalities of the individual block are verified in detail, while at SOC level all blocks are integrated, and the entire chip is verified.”

 

Specified requirements need to be met and fulfilled, that’s when design verification comes in. Through the examination of the design, we get the information that confirms that the set demands have been met and fulfilled. Design Verification is a profession that includes a lot of tests, inspections, and analyses, that’s why if you want to hop on the road of becoming a Verification Engineer you need to be detail oriented, thorough and leave nothing to chance.

 

This may sound intimidating, but don’t worry, that’s why we’ve designed an internship program that will build your confidence in this position and give you an opportunity to develop your knowledge in this topic.

 

“The number of verifiers is constantly increasing, and the current ratio of verifiers and designers is 3 to 1. “

 

Following the latest trends, Design Verification has become one of the popular professions, when it comes to the world of technology, that’s why the demand for the Design Verification Engineers is constantly increasing. This constantly evolving filed of the semiconductor industry comes with a lot of challenges that can help engineers improve their skills and enlarge their knowledge, becoming a better version of engineers every day.

 

If you’re interested in becoming a skilled Design Verification Engineer and you’re determined that is your future career path, apply for our internship program at Elsys Eastern Europe.

 

APPLY

 

WHERE PASSION LEADS TO EXCELLENCE

Related posts

GRADUATION THESIS LIST

#TopicDomain
1Clock domain crossing – issues and how to overcome themDD
2Scheduling techniques and their implementation for queue servicingDD
3Functional safety approaches implementation  in digital designDD
4Temperature sensor IP – Analysis, modeling and verificationAMS
5Bandgap reference IP – Analysis, modeling and verificationAMS
6Voltage regulator IP – Analysis, modeling and verificationAMS
7Internal oscillator IP – Analysis, modeling and verificationAMS
8Power-on Reset IP – Analysis, modeling and verificationAMS
9IP verification – MAC merge sublayer IP – MMSL – Link Layer Discovery Protocol control – LLDPDV
10IP verification – MAC merge sublayer IP – MMSL – MAC RxDV
11IP verification – MAC merge sublayer IP – MMSL – MAC TxDV
12SoC integration – 3PIAS ProjekatDD+DV
13SoC integration – ARM – Cortex M0 platform Integration using ARM SDKDD+DV
14SoC integration – ARM – Cortex M3 platform Integration using ARM SDKDD+DV
15SoC Verification – interdisciplinary themes – SW coverage collection and analysisDV
16SoC Verification – interdisciplinary themes – CPU instructions provided by SV TB instead of reading from Memory; (SV + ARM architecture)DV
17VIP Development – PCI ExpressDV
18VIP Development – DDRDV
19VIP Development – EthernetDV
20VIP Development – USBDV
21VIP Development – CSIDV
22VIP Development – DSIDV
23VIP Development – UNIPRODV
24VIP Development – I3CDV
25VIP Development – SLIMbusDV
26VIP Development – HDMIDV
Please note, although thesis are created in collaboration with professors, you need to get final approval by your UNI professor.