Open Position

Analog Custom IC Layout Engineer

Key Responsibilities / Duties:

  • Floorplan, integrate, estimate area and create abstract views
  • Place and route on block, top and full chip level in Cadence environment
  • Work on I/O and ESD blocks as well as PAD and seal ring
  • Work on physical layout verification (DRC, LVS, ERC and other) and debug
  • Perform parasitic and EM extractions and work closely with Design Engineers and other IC Layout Engineers

Qualification Requirements:

  • As a successful candidate you should be industry degree qualified in Electrical Engineering, B.Sc., M.Sc. or equivalent
  • Have 2+ years of Analog IC Layout experience preferably using Cadence Virtuoso, Assura, PVS or Mentor Calibre tools.
  • Knowledge and experience with other CAD tools for custom IC layout is strong plus.
  • You should have good knowledge about standard Analog IC layout methodologies, understanding of IC technology processes and IC manufacturing, ESD and LU effects, EM, DFM, antenna effects, LDE and other challenges in analog IC layout design in sub-micron technologies.
  • Knowledge of Linux system, SKILL, Shell scripting, Perl, TCL will be beneficial to your application.
  •  Good knowledge of English language and communication skills are important for this position.


  • Integration program in a professional, young & dynamic team
  • Professional development opportunities
  • Competitive salaries & benefits
  • Compensation package includes also additional health insurance, sport & social activities
  • International work environment

You can find out more about our benefits here.

Growth empowered by passion and expertise. Employee satisfaction and loyalty are achievable only in environments where mutual understanding, respect, and trust exist. The mission of the HR department is to secure and further nurture these values.

Ivana Maričić
HR Manager

Apply for:
Analog Custom IC Layout Engineer


1Clock domain crossing – issues and how to overcome themDD
2Scheduling techniques and their implementation for queue servicingDD
3Functional safety approaches implementation  in digital designDD
4Temperature sensor IP – Analysis, modeling and verificationAMS
5Bandgap reference IP – Analysis, modeling and verificationAMS
6Voltage regulator IP – Analysis, modeling and verificationAMS
7Internal oscillator IP – Analysis, modeling and verificationAMS
8Power-on Reset IP – Analysis, modeling and verificationAMS
9IP verification – MAC merge sublayer IP – MMSL – Link Layer Discovery Protocol control – LLDPDV
10IP verification – MAC merge sublayer IP – MMSL – MAC RxDV
11IP verification – MAC merge sublayer IP – MMSL – MAC TxDV
12SoC integration – 3PIAS ProjekatDD+DV
13SoC integration – ARM – Cortex M0 platform Integration using ARM SDKDD+DV
14SoC integration – ARM – Cortex M3 platform Integration using ARM SDKDD+DV
15SoC Verification – interdisciplinary themes – SW coverage collection and analysisDV
16SoC Verification – interdisciplinary themes – CPU instructions provided by SV TB instead of reading from Memory; (SV + ARM architecture)DV
17VIP Development – PCI ExpressDV
18VIP Development – DDRDV
19VIP Development – EthernetDV
20VIP Development – USBDV
21VIP Development – CSIDV
22VIP Development – DSIDV
23VIP Development – UNIPRODV
24VIP Development – I3CDV
25VIP Development – SLIMbusDV
26VIP Development – HDMIDV
Please note, although thesis are created in collaboration with professors, you need to get final approval by your UNI professor.