Open Position

Junior Business Manager

Your responsibilities include:

  • Business: Promote the engineering services of ELSYS Eastern Europe
  • Communication: Maintain customer relations per market and/or geographical segment
  • Development: Seek for new customers worldwide
  • Recruitment: Select the best engineers to ensure the success of the projects
  • Organization: Projects follow up, by being the key contact between the customers and our technical teams
  • Maintain a consistent pulse on client engagement status, communicating challenges and opportunities to senior management

Qualification and Key requirements:

  • Bachelor or Master Degree in electronics engineering
  • 2 years of relevant experience in electronics industry
  • Fluent written and spoken English is absolutely mandatory
  • Knowledge of French is welcome
  • Very good communication skills
  • Extremely proactive, highly organized, with ability to manage multiple tasks
  • Enthusiastic and team oriented, someone who inspires top performance

Benefits:

  • Friendly, dynamic, team-oriented environment
  • Professional Development Opportunities
  • Compensation package includes also Additional Health Insurance, Sport & Social activities
  • International Work Environment

 

All interested candidates are invited to send CV letter in English, indicating the field of interest, relevant details on the following email: bm-job@elsys-eastern.com.

You can find out more about our benefits here.




Growth empowered by passion and expertise. Employee satisfaction and loyalty are achievable only in environments where mutual understanding, respect, and trust exist. The mission of the HR department is to secure and further nurture these values.

Ivana Maričić
HR Manager


Apply for:
Junior Business Manager



    GRADUATION THESIS LIST

    #TopicDomain
    1Clock domain crossing – issues and how to overcome themDD
    2Scheduling techniques and their implementation for queue servicingDD
    3Functional safety approaches implementation  in digital designDD
    4Temperature sensor IP – Analysis, modeling and verificationAMS
    5Bandgap reference IP – Analysis, modeling and verificationAMS
    6Voltage regulator IP – Analysis, modeling and verificationAMS
    7Internal oscillator IP – Analysis, modeling and verificationAMS
    8Power-on Reset IP – Analysis, modeling and verificationAMS
    9IP verification – MAC merge sublayer IP – MMSL – Link Layer Discovery Protocol control – LLDPDV
    10IP verification – MAC merge sublayer IP – MMSL – MAC RxDV
    11IP verification – MAC merge sublayer IP – MMSL – MAC TxDV
    12SoC integration – 3PIAS ProjekatDD+DV
    13SoC integration – ARM – Cortex M0 platform Integration using ARM SDKDD+DV
    14SoC integration – ARM – Cortex M3 platform Integration using ARM SDKDD+DV
    15SoC Verification – interdisciplinary themes – SW coverage collection and analysisDV
    16SoC Verification – interdisciplinary themes – CPU instructions provided by SV TB instead of reading from Memory; (SV + ARM architecture)DV
    17VIP Development – PCI ExpressDV
    18VIP Development – DDRDV
    19VIP Development – EthernetDV
    20VIP Development – USBDV
    21VIP Development – CSIDV
    22VIP Development – DSIDV
    23VIP Development – UNIPRODV
    24VIP Development – I3CDV
    25VIP Development – SLIMbusDV
    26VIP Development – HDMIDV
    Please note, although thesis are created in collaboration with professors, you need to get final approval by your UNI professor.